

100	DATA PROCESSING SYSTEM ERROR OR FAULT HANDLING	26	...Artificial intelligence (e.g., diagnostic expert system)
1	..Reliability and availability	27	...Particular access structure
2	..Fault recovery	28Substituted emulative component (e.g., emulator microprocessor)
3	...By masking or reconfiguration	29Memory emulator feature
4Of network	30Built-in hardware for diagnosing or testing within- system component (e.g., microprocessor test mode circuit, scan path)
5Of memory or peripheral subsystem	31Additional processor for in- system fault locating (e.g., distributed diagnosis program)
6Redundant stored data accessed (e.g., duplicated data, error correction coded data, or other parity-type data)	32	...Particular stimulus creation
7Reconfiguration (e.g., adding a replacement storage component)	33Derived from analysis (e.g., of a specification or by stimulation)
8Isolating failed storage location (e.g., sector remapping)	34Halt, clock, or interrupt signal (e.g., freezing, hardware breakpoint, single- stepping)
9Access processor affected (e.g., I/O processor, MMU, DMA processor)	35Substituted or added instruction (e.g., code instrumenting, breakpoint instruction)
10Of processor	36Test sequence at power-up or initialization
11Concurrent, redundantly operating processors	37	...Analysis (e.g., of output, state, or design)
12Synchronization maintenance of processors	38Of computer software
13Prepared backup processor (e.g., initializing cold backup) or updating backup processor (e.g., by checkpoint message)	39Monitor recognizes sequence of events (e.g., protocol or logic state analyzer)
14Of power supply	40	...Component dependent technique
15	...State recovery (i.e., process or data file)	41For reliability enhancing component (e.g., testing backup spare, or fault injection)
16Forward recovery (e.g., redoing committed action)	42Memory or storage device component fault
17Reexecuting single instruction or bus cycle	43Bus, I/O channel, or network path component fault
18Transmission data record (e.g., for retransmission)	44Peripheral device component fault
19Undo record	45	...Output recording (e.g., signature or trace)
20Plural recovery data sets containing set interrelation data (e.g., time values or log record numbers)	46	...Operator interface for diagnosing or testing
21State validity check	47	..Performance monitoring for fault avoidance
22With power supply status monitoring	48	..Error detection or notification
23	...Resetting processor		
24	...Safe shutdown		
25	..Fault locating (i.e., diagnosis or testing)		

49	...State error (i.e., content of instruction, data, or message)	724	.Digital logic testing
50State out of sequence	725	..Programmable logic array (PLA) testing
51Control flow state sequence monitored (e.g., watchdog processor for control-flow checking)	726	..Scan path testing (e.g., level sensitive scan design (LSSD))
52Error checking code	727	...Boundary scan
53Address error	728	...Random pattern generation (includes pseudorandom pattern)
54Storage content error	729	...Plural scan paths
55	...Timing error (e.g., watchdog timer time-out)	730	...Addressing
56Bus or I/O channel device fault	731	...Clock or synchronization
57	...Error forwarding and presentation (e.g., operator console, error display)	732	..Signature analysis
699	PULSE OR DATA ERROR HANDLING	733	..Built-in testing circuit (BILBO)
700	.Skew detection correction	734	..Structural (in-circuit test)
701	.Data formatting to improve error detection correction capability	735	..Device response compared to input pattern
702	..Memory access (e.g., address permutation)	736	..Device response compared to expected fault-free response
703	.Testing of error-check system	737	..Device response compared to fault dictionary/truth table
704	.Error count or rate	738	..Including test pattern generator
705	..Pseudo-error rate	739	...Random pattern generation (includes pseudorandom pattern)
706	..Up-down counter	740	...Having analog signal
707	..Synchronization control	741	...Simulation
708	..Shutdown or establishing system parameter (e.g., transmission rate)	742	...Testing specific device
709	.Data pulse evaluation/bit decision	743	...Addressing
710	.Replacement of memory spare location, portion, or segment	744	...Clock or synchronization
711	..Spare row or column	745	..Determination of marginal operation limits
712	.Transmission facility testing	746	.Digital data error correction
713	..For channel having repeater	747	..Substitution of previous valid data
714	..By tone signal	748	..Request for retransmission
715	..Test pattern with comparison	749	...Retransmission if no ACK returned
716	...Loop-back	750	...Feedback to transmitter for comparison
717	..Loop or ring configuration	751	...Including forward error correction capability
718	.Memory testing	752	..Forward correction by block code
719	..Read-in with read-out and compare	753	...Double error correcting with single error correcting code
720	...Special test pattern (e.g., checkerboard, walking ones)	754	...Error correction during refresh cycle
721	..Electrical parameter (e.g., threshold voltage)	755	...Double encoding codes (e.g., product, concatenated)
722	..Performing arithmetic function on memory contents		
723	..Error mapping or logging		

756Cross-interleave Reed-Solomon code (CIRC)	791	...Sequential decoder (e.g., Fano or stack algorithm)
757	...Parallel generation of check bits	792	...Trellis code
758	...Error correcting code with additional error detection code (e.g., cyclic redundancy character, parity)	793	...Syndrome decodable (e.g., self orthogonal)
759	...Look-up table encoding or decoding	794	...Maximum likelihood
760	...Threshold decoding (e.g., majority logic)	795	...Viterbi decoding
761	...Random and burst error correction	796	...Branch metric calculation
762	...Burst error correction	797	..Majority decision/voter circuit
763	...Memory access	798	.Error detection for synchronization control
764Error correct and restore	799	.Error/fault detection technique
765Error pointer	800	..Parity bit
766Check bits stored in separate area of memory	801	...Parity generator or checker circuit detail
767Code word for plural n-bit (n>1) storage units (e.g., x4 DRAM's)	802	...Even and odd parity
768Error correction code for memory address	803	...Parity prediction
769Dynamic data storage	804	...Plural dimension parity check
770Disk array	805	...Storage accessing (e.g., address parity check)
771Tape	806	..Constant-ratio code (m/n)
772Code word parallel access	807	..Check character
773Solid state memory	808	...Modulo-n residue check character
774	...Adaptive error-correcting capability	809	..Code constraint monitored
775	...Synchronization	810	...Multilevel coding (n>2)
776	...For packet or frame multiplexed data	811	..Forbidden combination or improper condition
777	...Hamming code	812	...Specified digital signal or pulse count
778	...Nonbinary data (e.g., ternary)	813	...Two key-down detector
779	...Variable length data	814	...Data timing/clocking
780	...Using symbol reliability information (e.g., soft decision)	815	...Time delay/interval monitored
781	...Code based on generator polynomial	816	...Two-rail logic
782Bose-Chaudhuri-Hocquenghem code	817	...Noise level
783Golay code	818	...Missing-bit/drop-out detection
784Reed-Solomon code	819	..Comparison of data
785Syndrome computed	820	...Plural parallel devices of channels
786	..Forward error correction by tree code (e.g., convolutional)	821Transmission facility
787	...Random and burst errors	822	...Sequential repetition
788	...Burst error	823True and complement data
789	...Synchronization	824	...Device output compared to input
790	...Puncturing		

FOREIGN ART COLLECTIONS

FOR 000 CLASS-RELATED FOREIGN DOCUMENTS

Any foreign patents or non-patent literature from subclasses that have been reclassified have been transferred directly to FOR Collection listed below. These collections contain ONLY foreign patents or nonpatent literature. The parenthetical references in the Collection titles refer to the abolished subclasses from which these Collections were derived.

MEMORY TESTING (371/21.1)**DIGITAL LOGIC TESTING (371/22.1)****DIGITAL DATA ERROR CORRECTION
(371/30)**

FOR 100 .Scan path testing (LSSD) (371/
22.3)

FOR 101 .Including test pattern generator
(371/27)

FOR 102 .Block code (371/37.1)

FOR 103 ..Memory access (371/40.1)

FOR 104 .Convolutional code (371/43)

FOR 288 **ERROR/FAULT ANTICIPATION (371/4)**

.Replacement with spare device or
system (371/8.1)

FOR 289 ..Transmission facility or
channel (371.8.2)

FOR 290 ..Memory (371/10.1)

FOR 291 ..Transmission facility (371/
11.2)

FOR 292 ..Data processor or computer
(371/11.3)

DIAGNOSTIC TESTING (371/15.1)

FOR 293 .Programmable processor testing
(371/16.1)

FOR 294 ..Emulator device (371/16.2)

FOR 295 ..Watchdog timer (e.g., time-out)
(371/16.3)

FOR 296 ..Processor within diverse
(microwave, photocopier) (371/
16.4)

FOR 297 ..Error or fault, logging or
tracking (371/16.5)

FOR 298 ..Dedicated maintenance subsystem
(371/18)

FOR 299 .Testing of external device by
programmable digital computer
(371/20)

FOR 300 **ERROR DETECTION FOR
SYNCHRONIZATION CONTROL (371/
47.1)**